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Abstract—In this work novel results concerning Network-on-
Chip-based turbo decoder architectures are presented. Stemming
from previous publications, this work concentrates first on
improving the throughput by exploiting adaptive-bandwidth-
reduction techniques. This technique shows in the best case an
improvement of more than 60 Mb/s. Moreover, it is known that
double-binary turbo decoders require higher area than binary
ones. This characteristic has the negative effect of increasing the
data width of the network nodes. Thus, the second contribution of
this work is to reduce the network complexity to support double-
binary codes, by exploiting bit-level and pseudo-floating-point
representation of the extrinsic information. These two techniques
allow for an area reduction of up to more than the 40% with a
performance degradation of about 0.2 dB.
Index Terms—Turbo Decoder, Network on Chip, VLSI
I. INTRODUCTION
Today, modern telecommunications are a pervasive experi-
ence of data exchange among users and devices. One critical
aspect of this scenario is the continuous demand for higher
data rates, a problem that is exacerbated by the need for
reliable transmission of data. To that purpose, the push on
the so-called beyond-3G technologies, such as WiMAX [1]
and 3GPP-LTE [2], is a possible answer, where the reliability
is obtained exploiting effective error correcting codes, such as
turbo [3] and LDPC [4] codes. Unfortunately, the decoding al-
gorithms for these codes are iterative making high throughput
implementations a challenging task [5], [6].
As shown in Table I in [7], several modern standards for
communications use turbo codes as a reliable channel coding
scheme. However, since these codes have limited similarities,
flexible architectures able to support different standards are
interesting solutions to achieve interoperability [8]. This di-
rection has been investigated in several works [9]–[15] where
not only flexibility but also high throughput, achieved by the
means of parallel architectures, is addressed. As an example
[11], [12], [15] deal with optimized ASIC architectures where
the flexibility is limited to two standards, UMTS/WiMAX,
3GPP-LTE/WiMAX and 3GPP-LTE/HSDPA respectively. On
the other hand, [9], [10], [13], [14] are based on the ASIP
approach, where optimized processor-like architectures are
used. It is worth observing that ASIP-based solutions allow
for greater flexibility than ASIC-based architectures, as they
can support several different codes and standards. Moreover, as
suggested in [13], ASIP solutions are well suited to implement
high throughput multiprocessor turbo decoder architectures
[7].
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Recently, in [16] we introduced the concept of intra-
IP Network-on-Chip (NoC), where the well known NoC
paradigm is applied to the communication structure of pro-
cessing elements that belong to the same IP. As discussed
in several works, such as [7], [17]–[20], intra-IP NoC is
a flexible solution to enable multi-ASIP turbo decoder ar-
chitectures. However, as shown in detail in [7], [20], flex-
ibility comes at the expense of increasing the complexity
of the decoder architecture. In this work we improve the
complexity/performance trade-off of NoC-based turbo decoder
architectures by reducing the traffic load on the network as
suggested in [21]. The adopted technique of traffic reduction
offers in the best case a throughput improvement of more than
60 Mb/s and 40 Mb/s for binary and double-binary codes
respectively. Furthermore, we exploit two known techniques
[22], [23], originally proposed to limit the amount of memory
in turbo decoder architectures, as possible solutions to reduce
the complexity of the NoC when double-binary turbo codes
[24] are employed, as in the WiMAX standard.
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Figure 1. Parallel concatenation of two convolutional codes: encoder (a),
decoder (b), notation for a trellis section (c)
The paper is structured as follows: in section II we recall
the equations required to implement the decoding algorithm,
whereas in section III we describe the peculiar characteristics
of an NoC-based turbo decoder architecture, including the
architecture of routing elements, low-complexity routing algo-
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Figure 2. Node block scheme: (a) FA architecture, (b) AP architecture, (c) PP architecture
rithms and topologies. Section IV describes the experimental
setup we defined to increase the throughput and reduce the area
of NoC-based turbo decoder architectures both in the case of
binary and double-binary codes. To this purpose we considered
the HSDPA and the 3GPP-LTE standards for the case of binary
codes, and the WiMAX standard for the case of double-binary
codes. Finally, in section V conclusions are drawn.
II. DECODING ALGORITHMS
Since turbo codes are based on the concatenation (usually
parallel) of two constituent Convolutional Codes (CC) (Fig.
1 (a)), the decoder is made of two constituent decoders that
exchange their data by means of an interleaver (Π) and a
deinterleaver (Π−1), see Fig. 1 (b). For the sake of brevity
in the next paragraph we define the symbols used in Fig. 1 (a)
and (b) without specifying if they are related to CC1 or CC2.
The decoding algorithm of turbo codes is an iterative
process made of two half iterations, one for each constituent
decoder, where each half iteration is based on Maximum-A-
Posteriori (MAP) estimation achieved by means of the BCJR
algorithm [25], where Log-Likelihood-Ratio (LLR) represen-
tation is usually adopted [26]. Based on the trellis notation
shown in Fig. 1 (c) and said U the set of uncoded symbols,
each constituent MAP decoder, often referred to as Soft-In-
Soft-Out (SISO) module, computes
λextk [u] =
∗
max
e:u(e)=u
{bext(e)}−
∗
max
e:u(e)=u˜
{bext(e)}−λaprk [u] (1)
where u˜ ∈ U is a uncoded symbol taken as a reference
(usually u˜ = 0), u ∈ U \ {u˜}, k is a trellis step, e is
a transition in a trellis step and u(e) is the corresponding
uncoded symbol. Thus, λextk [u] and λ
apr
k [u] are extrinsic and
a-priori information respectively for symbol u at trellis step
k expressed as LLRs. The ∗max{xi} function is implemented
as max{xi} followed by a correction term often stored in a
small Look-Up-Table (LUT) [27], [28]. The correction term,
usually adopted when decoding binary codes (Log-MAP), can
be omitted for double-binary turbo codes with minor error rate
performance degradation (Max-Log-MAP).
The term bext(e) in (1) is defined as:
bext(e) = αk−1[s
S(e)] + γextk [e] + βk[s
E(e)] (2)
αk[s] = max
e:sE(e)=s
{
αk−1[s
S(e)] + γk[e]
} (3)
βk[s] = max
e:sS(e)=s
{
βk+1[s
E(e)] + γk[e]
} (4)
γk[e] = λk[u(e)] + λk[c
u(e)] + λk[c
p(e)] (5)
γextk [e] = λk[c
p(e)] (6)
where sS(e) and sE(e) are the starting and the ending states
of e, αk[sS(e)] and βk[sE(e)] are the forward and backward
metrics associated to sS(e) and sE(e) respectively. The terms
λk[u(e)], λk[c
u(e)] and γextk [cp(e)] are obtained adding the
corresponding a-priori, intrinsic systematic and intrinsic parity
LLRs respectively.
In a parallel decoder P SISOs operate concurrently on
disjoint portions of the trellis. Said N the number of trellis
steps processed by each constituent decoder, we have that
each SISO operates on a trellis slice made of N/P steps.
As a consequence, we can extend the notation introduced in
the previous paragraph to a parallel decoder, where λexti,j [u] is
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Figure 3. BER performance of the HSDPA N = 5114 turbo decoder with
ABR technique for different values of K
the extrinsic information produced by SISO i at the j-th trellis
step. For further details on the decoding algorithm the reader
can refer to [5].
III. NOC-BASED TURBO DECODER ARCHITECTURES
An NoC-based turbo decoder architecture can be repre-
sented as a graph where each node is made of a Routing
Element (RE) and a Processing Elements (PE) (see Fig. 2).
Each PE, devoted to perform the processing required by the
BCJR algorithm, contains a SISO processor and two memories
where intrinsic and a-priori information are stored respectively.
On the other hand, each RE has a simple structure made of
M input buffers (FIFOs), an M ×M crossbar switch and M
output registers. REs are devoted to route the data produced by
PEs to the correct destination node according to Π and Π−1.
To this purpose we introduce d(i, j) as the destination node of
λexti,j [u]. In order to complete a half iteration, λexti,j [u] is stored
at the location t(i, j) in the a-priori information memory of
node d(i, j).
In general PEs and REs can operate at different rates, thus,
to decouple the design of PEs and REs we define R as the
number of packets injected in the network in a clock cycle.
As a consequence, R = 1 means that each PE injects in the
network one new packet per clock cycle, whereas R = 0.5
means that a new packet is injected in the network every
two clock cycles. It is worth noting that the case R = 1
corresponds to REs and PEs working at the same clock
frequency (isochronous), with PEs able to output new packet
of extrinsic information at each clock cycle. On the contrary,
R < 1 models either an isochronous system where PEs output
less that one packet per clock cycle or a mesochronous system
where REs work at a higher clock frequency that PEs.
A. RE architectures
In [20] three possible architectures for REs (see Fig. 2),
referred to as Fully-Adaptive (FA), All Precalculated (AP) and
Partially Precalculated (PP) architectures were presented.
The FA architecture (Fig. 2 (a)) sends on the network
packets of data made of a header, containing d(i, j) and a
payload containing λexti,j [u] and t(i, j). The data are routed by
the means of a Routing Algorithm (RA).
The AP architecture (Fig. 2 (b)) is obtained observing that:
given Π and Π−1 we have
d(i, j) =
⌊
P
N
·Θ
(
i ·
N
P
+ j
)⌋
(7)
t(i, j) = Θ
(
i ·
N
P
+ j
)
mod
N
P
(8)
where ⌊·⌋ is the next lowest integer value and Θ(·) can be
either Π(·) or Π−1(·) depending on the current half iteration.
As a consequence, for each node we can precalculate and store
in a Routing Memory (RM) and in a Location Memory the
routing information and tˆ(i, j), the location where the received
value λˆexti,j [u] will be stored, respectively. Thus, with the AP
architecture we reduce the width of the data bus at the expense
of some extra memory.
The PP architecture (Fig. 2 (c)) only precalculates the tˆ(i, j)
sequences thus, it requires a narrower data width than the FA
architecture, but less memory than the AP one.
To improve the throughput/area figures of NoC-based turbo
decoder architecture we infer from [20] two main results:
• The AP architecture can be conveniently used with
complex routing algorithms to concurrently maximize
the throughput and minimize the area. Unfortunately,
as pointed out in [7] this comes at the expense of
a significant amount of external memory to store the
routing information; as an example to support all the
interleavers specified by the HSDPA standard [29] about
64 MB of memory are required.
• As long as the network is faster than the PEs (R < 1),
throughput and area figures tend to be independent of the
routing algorithm.
Thus, both FA and PP architectures with simple RAs, should
be further investigated. In particular, the performance of the
FA architecture can be improved by using Adaptive Band-
width Reduction (ABR) techniques as the one proposed in
[21], namely avoiding the exchange of unnecessary extrinsic
information values. This distinguishing feature of the FA
architecture, that is not available with AP and PP architectures,
is detailed in section IV-A. On the contrary, the PP architecture
features a narrower data bus than the FA one, however, it
requires some external memory to store the configurations of
all the Location Memories. Moreover, in several standards,
such as HSDPA, 3GPP-LTE and WiMAX, the generation of
d(i, j) and t(i, j) sequences can be obtained algorithmically
with simple architectures [12], [30], [31]. As a consequence,
the FA architecture can also take advantage of this feature to
reduce the complexity of the whole decoder.
B. Low complexity RAs
In order to increase the throughput and reduce the area
of the decoder, RAs should be based on simple, deadlock-
free routing policies than can be implemented with few logic
and completed in one clock cycle. As suggested in [20]
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Figure 4. BER performance of the 3GPP-LTE N = 6144 turbo decoder
with ABR technique, K = 4, 6, 8, 10
Round-Robin (RR) and FIFO-length (FL) are suitable policies
for NoC-based turbo decoders. RR is based on a circular
serving policy, whereas with FL policies each input is served
considering the number of elements stored in its input buffer,
namely FL sorts the input buffers according to the number
of stored elements, then it serves them in decreasing order.
Routing paths are stored into a routing table: for each couple
of nodes in the network, one shortest-path is stored in the
routing table. This approach, where only one shortest-path is
considered, will be referred to as Single-Shortest-Path (SSP)
[20] in the rest of the paper.
C. NoC topologies
In [20] several fixed degree topologies for NoC-based turbo
decoder architectures are considered. However, since Π and
Π−1 tend to spread almost uniformly λexti,j [u], the traffic pattern
on the network is almost uniform too. Experimental results
in [20] show that topologies with logarithmic diameter as
generalized De-Bruijn [32] and generalized Kautz [33] achieve
higher throughput and require lower area than other well
known fixed degree topologies such as ring, honeycomb and
toroidal-mesh ones.
IV. EXPERIMENTAL SETUP
Since in this work we aim at increasing the throughput and
reducing the area of NoC-based turbo decoder architectures,
we focus on the most significant cases discussed in section
III, namely FA node architecture with SSP-RR and SSP-FL
routing algorithms. Moreover, we consider only generalized
Kautz topologies, as they have logarithmic diameter and less
self-loops1 than generalized De-Bruijn ones [20], [32], [33].
The degree of the network D =M −1 ranges in {2, 3, 4} and
the parameter R varies in {0.33, 0.5, 1}. Then we simulated
both HSDPA and 3GPP-LTE interleavers for the case of binary
1If we model a topology as a graph, a self-loop is an edge whose source
and destination nodes coincide.
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Figure 6. Average throughput improvement at different SNR values of the
HSDPA N = 5114 turbo decoder with K = 4, 6, 8, 10 on generalized Kautz
networks D = 3 and P = 64
turbo codes. Furthermore, we simulated the double-binary
turbo code used in the WiMAX standard as well.
In the following the throughput is computed as
T =
Nb · fclk
I · (N cyc0 +N
cyc
1 )
(9)
where Nb is the number of decoded bits, fclk is the clock
frequency, I is the number of iterations, N cyc0 and N
cyc
1
are the number of clock cycles required to complete the
interleaved and deinterleaved half iterations respectively. It
is worth pointing out that Nb = N for binary codes and
Nb = 2N for double-binary codes. Results shown in the
following sections have been obtained for fclk = 200 MHz
and I = 8 with the Turbo-NoC simulator [34] and Synopsys
Design Compiler for a 130 nm standard cell technology.
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Figure 7. Average throughput improvement at different SNR values of the
HSDPA N = 5114 turbo decoder with K = 4, 6, 8, 10 on generalized Kautz
networks D = 4 and P = 64
A. ABR in NoC-based turbo decoder architectures
According to [21] the throughput of an NOC-based turbo
decoder can be increased by reducing the amount of data
injected into the network. This approach is similar to well
known early stopping criteria that are routinely used to both
increase the throughput and reduce the power consumption
in turbo decoder architectures [35]. However, most of related
works focus on frame-level early stopping criteria. On the
contrary, bit-level/symbol-level early stopping criteria [36]
take into account that the reliability of each bit/symbol in a
frame converges at different speed. As a consequence, when
the extrinsic information of a certain bit/symbol meets a proper
reliability criterion, it is not necessary to further refine it.
From an NoC-based turbo decoder perspective, this means that
reliable λexti,j [u] are no longer sent over the network.
B. HSDPA and 3GPP-LTE case of study
For binary turbo codes, as the ones employed in HSDPA
and 3GPP-LTE standards, a simple ABR technique is obtained
by fixing a threshold K that is compared with δ = |λexti,j [u]−
λapri,j [u]|, namely if δ < K , then λexti,j [u] is not sent. The choice
of K depends not only on the specific code considered but
also on the quantization parameters used to represent λexti,j [u]
and on the performance loss in terms of Bit-Error-Rate (BER)
that can be accepted. In the following we consider N = 5114
for HSDPA and N = 6144 for 3GPP-LTE respectively. In
both cases the extrinsic information is represented on eight
bits whereas the intrinsic information is represented on six
bits with three fractional bits. Both decoders perform eight
iterations (I = 8) with P = 64 using the Log-MAP algorithm
[27] with a LUT-stored correction term. In Fig. 3 and 4 we
show the BER performance for the HSDPA and 3GPP-LTE
codes respectively obtained by applying the ABR technique
described in the previous paragraph with several values2 for
2Since we use three fractional bits for data representation the integer values
of K we considered correspond to 0.25, 0.75, 1 and so on.
K . In particular, in Fig. 3 we show for the HSDPA code that
when K > 10 the performance worsens significantly. As an
example, with K = 10 there is a performance loss of less than
0.1 dB in the waterfall region and nearly ideal performance
when the code floors. On the other hand, with K = 16 the
performance loss is of about 0.2 dB in the waterfall region and
the code floor is shifted to higher SNR values of about 0.2 dB
as well. Similar results were observed for the 3GPP-LTE code,
so, for the sake of clarity, in Fig. 4 only results obtained with
K = 4, 6, 8, 10 are shown. For both cases we obtained the cor-
responding best and average bandwidth reduction at different
SNR values through Monte Carlo simulations3. Experimental
results show that the throughput increase is significant when
there is a high load on the network (R = 1) either using FL or
RR routing algorithm. In particular, in Fig. 5, 6 and 7 we show
the average throughput increase for the HSDPA turbo decoder
for D = 2, 3, 4 respectively with different values of K . As it
can be observed when R = 1 there is an average throughput
increase, with respect to a decoder where ABR is not applied,
that ranges from about 5 to 20 Mb/s for the HSDPA turbo
decoder. Furthermore, we observed that in the best case there
is a throughput increase of at least 60 Mb/s. On the other
hand, when R < 1 the average throughput improvement is at
most of 5 Mb/s. Similar results have been obtained for the
LTE turbo decoder.
To complete the comparison, we show in Table I the
throughput/area results for the HSDPA and LTE cases respec-
tively, where the results for the HSDPA case with ASP-FT
routing algorithm and AP node architecture are taken from
[7]. As it can be observed the significant throughput increase
obtained with the ABR technique on the FA node architecture
when R = 1 is paid as an area overhead with respect to the
AP node architecture. However, as pointed out in [7], the AP
node architecture requires a large external memory to store the
routing information. Moreover, the difference in terms of area
between FA and AP node architectures reduces when R < 1.
In particular, as shown in Table I, when R = 0.33 with P = 8
and P = 16 the FA node architecture with the SSP-FL routing
algorithm requires less area than the AP one.
C. WiMAX case of study
Simulation results shown in this section have been obtained
with N = 1920, as in [23]. Each component of the extrinsic
information is represented on eight bits whereas the intrinsic
information is represented on six bits with two fractional bits.
The decoder performs eight iterations (I = 8) with P = 64
using the Max-Log-MAP algorithm [27].
Since in binary turbo codes U = {0, 1}, the LLR of the
extrinsic information is a scalar value. On the other hand,
for double-binary turbo codes U = {00, 01, 10, 11}, as a
consequence λexti,j [u] is an array containing three elements.
In [23], a bit level double-binary turbo decoder architecture
is proposed to reduce the amount of memory to store the
extrinsic information. The same idea is exploited in this work
to reduce the area overhead of the NoC. Basically, a double-
binary uncoded symbol u can be represented as a couple of
3The worst case corresponds to simulations where ABR is not applied
6Table I
THROUGHPUT [MB/S] - AREA [MM2] ACHIEVED WITH THE HSDPA N = 5114 AND LTE N = 6144 INTERLEAVERS, WITH GENERALIZED KAUTZ
TOPOLOGIES FOR P ∈ {8, 16, 32, 64}, R ∈ {0.33, 0.5, 1}, SSP-RR, SSP-FL AND ASP-FT ROUTING ALGORITHMS, NO ABR
D=2, HSDPA D=2, LTE
P=8 P=16 P=32 P=64 P=8 P=16 P=32 P=64
R=1.00
SSP-RR (FA) 54 - 3.13 74 - 5.29 105 - 7.36 159 - 9.71 53 - 3.69 71 - 6.25 101 - 8.76 140 - 11.14
SSP-FL (FA) 58 - 3.16 81 - 5.04 117 - 6.65 171 - 8.48 54 - 3.88 75 - 5.93 109 - 7.79 151 - 9.74
ASP-FT (AP) 58 - 1.53 81 - 2.51 117 - 3.40 171 - 4.51 54 - 2.01 75 - 3.01 109 - 4.00 151 - 5.14
R=0.50
SSP-RR (FA) 46 - 0.59 72 - 1.71 101 - 4.07 142 - 6.64 44 - 0.64 66 - 1.95 90 - 4.63 120 - 7.44
SSP-FL (FA) 46 - 0.56 78 - 1.26 112 - 3.39 156 - 5.76 44 - 0.61 72 - 1.37 100 - 3.79 131 - 6.31
ASP-FT (AP) [7] 46 - 0.62 78 - 1.01 112 - 2.06 156 - 3.40 44 - 0.71 72 - 1.13 100 - 2.34 131 - 3.72
R=0.33
SSP-RR (FA) 31 - 0.54 58 - 0.86 92 - 2.01 129 - 4.57 29 - 0.59 52 - 0.90 79 - 2.25 102 - 4.84
SSP-FL (FA) 31 - 0.53 58 - 0.81 101 - 1.56 140 - 3.68 29 - 0.58 52 - 0.85 86 - 1.53 112 - 3.79
ASP-FT (AP) 31 - 0.62 58 - 0.88 101 - 1.36 140 - 2.54 29 - 0.72 52 - 0.98 86 - 1.44 112 - 2.69
D=3, HSDPA D=3, LTE
P=8 P=16 P=32 P=64 P=8 P=16 P=32 P=64
R=1.00
SSP-RR (FA) 84 - 1.74 111 - 2.81 188 - 4.51 279 - 7.06 75 - 1.89 107 - 3.29 161 - 5.07 232 - 8.08
SSP-FL (FA) 90 - 1.00 126 - 2.54 194 - 4.44 291 - 6.82 86 - 0.90 116 - 2.95 171 - 5.05 240 - 7.82
ASP-FT (AP) 90 - 0.75 142 - 1.34 207 - 2.37 298 - 3.71 86 - 0.76 132 - 1.50 185 - 2.69 254 - 4.18
R=0.50
SSP-RR (FA) 46 - 0.62 87 - 0.99 151 - 1.92 230 - 3.83 44 - 0.66 78 - 1.00 128 - 1.81 178 - 3.96
SSP-FL (FA) 46 - 0.61 86 - 0.96 152 - 1.77 237 - 3.41 44 - 0.65 78 - 0.95 129 - 1.64 183 - 3.40
ASP-FT (AP) 46 - 0.70 87 - 0.96 152 - 1.45 238 - 2.42 44 - 0.79 78 - 1.04 129 - 1.48 186 - 2.45
R=0.33
SSP-RR (FA) 31 - 0.59 58 - 0.91 103 - 1.65 167 - 3.15 29 - 0.64 52 - 0.94 87 - 1.59 129 - 3.06
SSP-FL (FA) 31 - 0.59 58 - 0.90 103 - 1.62 167 - 3.02 29 - 0.61 52 - 0.92 87 - 1.53 128 - 2.85
ASP-FT (AP) 31 - 0.66 58 - 0.93 103 - 1.43 167 - 2.33 29 - 0.74 52 - 1.00 87 - 1.46 129 - 2.35
D=4, HSDPA D=4, LTE
P=8 P=16 P=32 P=64 P=8 P=16 P=32 P=64
R=1.00
SSP-RR (FA) 75 - 1.72 156 - 2.17 191 - 4.01 356 - 5.84 66 - 1.98 133 - 2.40 167 - 4.40 301 - 6.03
SSP-FL (FA) 83 - 1.31 163 - 1.63 199 - 3.89 372 - 5.51 76 - 1.45 151 - 1.44 183 - 4.16 312 - 5.68
ASP-FT (AP) 90 - 0.74 163 - 1.12 246 - 1.99 372 - 3.31 86 - 0.78 151 - 1.12 217 - 2.10 312 - 3.45
R=0.50
SSP-RR (FA) 46 - 0.64 87 - 1.08 152 - 2.03 246 - 3.87 44 - 0.67 79 - 1.04 130 - 1.87 192 - 3.39
SSP-FL (FA) 46 - 0.62 87 - 1.05 152 - 1.94 245 - 3.80 44 - 0.66 79 - 1.00 129 - 1.77 192 - 3.20
ASP-FT (AP) 46 - 0.73 87 - 1.04 152 - 1.63 245 - 2.77 44 - 0.84 79 - 1.13 130 - 1.65 192 - 2.66
R=0.33
SSP-RR (FA) 31 - 0.61 58 - 1.02 103 - 1.86 170 - 3.53 29 - 0.65 53 - 1.01 87 - 1.75 130 - 3.16
SSP-FL (FA) 31 - 0.61 58 - 0.99 104 - 1.82 170 - 3.51 29 - 0.62 53 - 0.97 87 - 1.69 130 - 3.04
ASP-FT (AP) 31 - 0.69 58 - 1.01 104 - 1.59 170 - 2.69 29 - 0.77 53 - 1.05 87 - 1.60 130 - 2.61
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Figure 8. BER performance of the WiMAX N = 1920 turbo decoder with
SL, BL, PFP representation and ABR technique, K = 4, 6
binary random variables AB. Then, with a slight abuse of
notation, said X a binary random variable, we denote X = 0
with X and X = 1 with X . Resorting to the Max-Log-MAP
approximation we can convert Symbol-Level (SL) LLRs to
Bit-Level (BL) LLRs as
λexti,j [A] ≃ µA − µA (10)
λexti,j [B] ≃ µB − µB (11)
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Figure 9. Average throughput improvement at different SNR values of the
WiMAX N = 1920 turbo decoder with K = 4, 6 on generalized Kautz
networks D = 2 and P = 64
where
µA = max{λ
ext
i,j [AB], λ
ext
i,j [AB]} (12)
µA = max{0, λ
ext
i,j [AB]} (13)
µB = max{λ
ext
i,j [AB], λ
ext
i,j [AB]} (14)
µB = max{0, λ
ext
i,j [AB]}. (15)
Similarly, we can convert BL LLRs to SL LLRs with the
following approximations.
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Figure 10. Average throughput improvement at different SNR values of the
WiMAX N = 1920 turbo decoder with K = 4, 6 on generalized Kautz
networks D = 3 and P = 64
1) λexti,j [A] ≥ 0 and λexti,j [B] ≥ 0
λexti,j [AB] ≃ µAB − λ
ext
i,j [B] (16)
λexti,j [AB] ≃ µAB − λ
ext
i,j [A] (17)
λexti,j [AB] ≃ µAB (18)
2) λexti,j [A] ≥ 0 and λexti,j [B] < 0
λexti,j [AB] ≃ λ
ext
i,j [A] (19)
λexti,j [AB] ≃ 0 (20)
λexti,j [AB] ≃ λ
ext
i,j [A] + λ
ext
i,j [B] (21)
3) λexti,j [A] < 0 and λexti,j [B] ≥ 0
λexti,j [AB] ≃ 0 (22)
λexti,j [AB] ≃ λ
ext
i,j [B] (23)
λexti,j [AB] ≃ λ
ext
i,j [A] + λ
ext
i,j [B] (24)
4) λexti,j [A] < 0 and λexti,j [B] < 0
λexti,j [AB] ≃ λ
ext
i,j [A] (25)
λexti,j [AB] ≃ λ
ext
i,j [B] (26)
λexti,j [AB] ≃ λ
ext
i,j [A] + λ
ext
i,j [B]− µAB (27)
where
µAB = max{λ
ext
i,j [A], λ
ext
i,j [B]} (28)
For further details on bit to symbol and symbol to bit conver-
sion the reader can refer to [23].
The use of BL LLRs introduces a BER performance loss
of about 0.2 dB (see Fig. 8), but it reduces the data width of
one third with respect to SL LLRs, as the payload of each
packet contains λexti,j [A] and λexti,j [B] instead of λexti,j [u]. To
further reduce the data width we applied to BL LLRs the
Pseudo-Floating-Point (PFP) representation suggested in [22].
As highlighted also in [37], [38] the most significant bits of the
extrinsic information play an important role in the decoding
procedure. Indeed, the basic idea is to analyze the binary
representation of λexti,j [A] and λexti,j [B] (as 2’s complement
values) from the most significant bit to the least significant
bit and to detect the first zero-one or one-zero transition,
which represents the starting bit of the extrinsic information
significand. We denote the significand as ξ and the number
of bits that prefix ξ are coded as a shift index σ. Thus,
for each couple λexti,j [A], λexti,j [B] we obtain ξi,j [A], ξi,j [B],
σi,j [A] and σi,j [B]. Then, according with [22], we impose
σi,j = min{σi,j [A], σi,j [B]}. Said nλ, nξ and nσ the number
of bits to represent λ, ξ and σ respectively we obtain
ξ˜i,j [A] = λ
ext
i,j [A] >> (nλ − nξ − σi,j) (29)
ξ˜i,j [B] = λ
ext
i,j [B] >> (nλ − nξ − σi,j) (30)
where >> stands for arithmetic right shift. As a consequence,
the payload of each packet sent on the network now contains
ξ˜i,j [A], ξ˜i,j [B] and σi,j instead of λexti,j [u].
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Figure 11. Average throughput improvement at different SNR values of the
WiMAX N = 1920 turbo decoder with K = 4, 6 on generalized Kautz
networks D = 4 and P = 64
As stated in the first paragraph of this section nλ = 8. Thus,
said nd the number of bits devoted to represent the extrinsic
information in the payload we have: i) nd = 3nλ = 24 for
λexti,j [u] and ii) nd = 2nλ = 16 for λexti,j [A] and λexti,j [B]. If we
impose nξ = 4, we obtain σi,j ≤ 4 and so nσ = 3, leading to
nd = 2nξ +nσ = 11 that is less than half the value of nd for
λexti,j [u]. As shown in Fig. 8 the BER performance loss of BL,
PFP LLR representation, is nearly the same as the fixed point
BL one. In Table II the throughput and area results obtained
by using SL and BL, PFP LLR representation are shown for
generalized Kautz topologies. As it can be observed, the area
decrease as a function of nd is not linear, however, it becomes
particularly interesting when R = 1. As an example, with
R = 1, D = 4 and P = 64 there is an area saving of up to
the 40%.
The techniques described in the previous paragraphs are all
aimed at reducing the area of the NoC-based turbo decoder.
Furthermore, the ABR technique described in section IV-A can
be used to improve the throughput as well. In order to limit
the BER performance loss introduced by the ABR technique,
8Table II
THROUGHPUT [MB/S] - AREA SL [MM2] - AREA BL [MM2], PFP ACHIEVED WITH THE WIMAX N = 1920 INTERLEAVER, WITH GENERALIZED KAUTZ
TOPOLOGIES FOR P ∈ {8, 16, 32, 64}, R ∈ {0.33, 0.5, 1}, SSP-RR, SSP-FL AND ASP-FT ROUTING ALGORITHMS, NO ABR
D=2
P=8 P=16 P=32 P=64
R=1.00
SSP-RR (FA) 104 - 2.15 - 1.46 138 - 3.61 - 2.43 195 - 5.16 - 3.51 264 - 6.97 - 4.85
SSP-FL (FA) 105 - 2.17 - 1.47 144 - 3.40 - 2.30 208 - 4.57 - 3.13 285 - 6.11 - 4.29
ASP-FT (AP) 105 - 1.62 - 0.92 144 - 2.54 - 1.43 208 - 3.42 - 1.99 285 - 4.61 - 2.79
R=0.50
SSP-RR (FA) 86 - 0.47 - 0.38 127 - 1.48 - 1.07 176 - 3.20 - 2.26 231 - 5.33 - 3.80
SSP-FL (FA) 86 - 0.42 - 0.35 134 - 1.19 - 0.88 187 - 2.74 - 1.96 246 - 4.60 - 3.33
ASP-FT (AP) 86 - 0.42 - 0.35 134 - 1.00 - 0.69 187 - 2.15 - 1.37 246 - 3.56 - 2.29
R=0.33
SSP-RR (FA) 58 - 0.39 - 0.33 102 - 0.78 - 0.62 153 - 1.94 - 1.45 199 - 4.05 - 2.98
SSP-FL (FA) 58 - 0.36 - 0.31 103 - 0.69 - 0.57 161 - 1.55 - 1.20 209 - 3.41 - 2.56
ASP-FT (AP) 58 - 0.38 - 0.33 103 - 0.67 - 0.54 161 - 1.33 - 0.99 209 - 2.73 - 1.89
D=3
P=8 P=16 P=32 P=64
R=1.00
SSP-RR (FA) 148 - 1.07 - 0.77 204 - 2.19 - 1.53 306 - 3.59 - 2.53 432 - 5.70 - 4.08
SSP-FL (FA) 165 - 0.69 - 0.53 218 - 2.10 - 1.48 328 - 3.39 - 2.41 448 - 5.39 - 3.89
ASP-FT (AP) 165 - 0.59 - 0.43 249 - 1.34 - 0.86 344 - 2.57 - 1.60 452 - 4.07 - 2.59
R=0.50
SSP-RR (FA) 87 - 0.47 - 0.38 152 - 0.90 - 0.71 243 - 1.80 - 1.38 333 - 3.87 - 2.91
SSP-FL (FA) 87 - 0.45 - 0.37 152 - 0.85 - 0.68 242 - 1.68 - 1.31 334 - 3.45 - 2.64
ASP-FT (AP) 87 - 0.47 - 0.39 152 - 0.80 - 0.63 244 - 1.43 - 1.07 338 - 2.75 - 1.96
R=0.33
SSP-RR (FA) 58 - 0.44 - 0.37 103 - 0.84 - 0.67 168 - 1.64 - 1.28 243 - 3.27 - 2.53
SSP-FL (FA) 58 - 0.42 - 0.35 103 - 0.80 - 0.64 167 - 1.57 - 1.23 243 - 3.10 - 2.41
ASP-FT (AP) 58 - 0.44 - 0.37 103 - 0.76 - 0.60 168 - 1.38 - 1.05 243 - 2.57 - 1.89
D=4
P=8 P=16 P=32 P=64
R=1.00
SSP-RR (FA) 135 - 1.24 - 0.88 253 - 1.79 - 1.29 323 - 3.41 - 2.45 513 - 5.38 - 3.93
SSP-FL (FA) 153 - 0.94 - 0.69 279 - 1.41 - 1.05 344 - 3.21 - 2.33 533 - 5.09 - 3.76
ASP-FT (AP) 166 - 0.63 - 0.46 279 - 1.15 - 0.80 393 - 2.28 - 1.51 533 - 3.99 - 2.66
R=0.50
SSP-RR (FA) 87 - 0.50 - 0.41 155 - 0.92 - 0.73 247 - 1.98 - 1.53 354 - 3.83 - 2.94
SSP-FL (FA) 87 - 0.48 - 0.39 155 - 0.90 - 0.72 248 - 1.89 - 1.47 356 - 3.70 - 2.84
ASP-FT (AP) 87 - 0.52 - 0.43 155 - 0.87 - 0.69 249 - 1.66 - 1.24 356 - 3.12 - 2.27
R=0.33
SSP-RR (FA) 58 - 0.47 - 0.39 104 - 0.92 - 0.73 169 - 1.85 - 1.45 248 - 3.61 - 2.80
SSP-FL (FA) 58 - 0.44 - 0.36 104 - 0.88 - 0.70 169 - 1.75 - 1.37 248 - 3.45 - 2.67
ASP-FT (AP) 58 - 0.48 - 0.40 104 - 0.84 - 0.66 169 - 1.57 - 1.19 248 - 2.97 - 2.19
we employ the SL reliability criterion proposed in [21] but we
send BL, PFP extrinsic information when the criterion is not
met. The ABR technique we used is summarized in Algorithm
1 and can be summarized as follows: said ϑapri,j , ̺
apr
i,j and ϑexti,j ,
Algorithm 1 SL reliability criterion proposed in [21]
1: ϑapri,j ← max{λ
apr
i,j [u]}
2: ̺apri,j ← max{λ
apr
i,j [u] \ ϑ
apr
i,j }
3: ϑexti,j ← max{λ
ext
i,j [u]}
4: ̺exti,j ← max{λ
ext
i,j [u] \ ϑ
ext
i,j }
5: ∆apri,j ← |ϑ
apr
i,j − ̺
apr
i,j |
6: ∆exti,j ← |ϑ
ext
i,j − ̺
ext
i,j |
7: Φi,j ← |∆exti,j −∆
apr
i,j |
8: if Φi,j < K then
9: do not send any packet
10: else
11: send ξ˜i,j [A], ξ˜i,j [B], σi,j
12: end if
̺exti,j the first and the second maximum values in λ
apr
i,j [u] and
λexti,j [u] respectively, we compute ∆
apr
i,j = |ϑ
apr
i,j − ̺
apr
i,j | and
∆exti,j = |ϑ
ext
i,j −̺
ext
i,j |; finally, we compare Φi,j = |∆exti,j −∆
apr
i,j |
with the threshold K .
As shown in Fig. 8 the BER performance loss introduced by
the ABR technique is negligible. Moreover, as shown in Fig. 9,
10 and 11 when R = 1 the ABR technique induces an average
throughput increase of about 5 to 20 Mb/s. Similarly to the
binary codes in the best case the throughput improvement is at
least of more than 40 Mb/s, whereas when R < 1 the average
throughput improvement is at most of 5 Mb/s.
V. CONCLUSIONS
In this work ABR techniques have been exploited to im-
prove the throughput of NoC-based turbo decoder architec-
tures. When the load of the network is high the average
throughput is improved of about 5 to 20 Mb/s and in the
best case the throughput is increased of more than 60 Mb/s
and 40 Mb/s for binary and double-binary codes respectively.
Moreover, the area required to support double-binary codes
has been significantly reduced (up to more than the 40%) by
applying BL, PFP representation of the extrinsic information
with a BER performance loss of about 0.2 dB.
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